9/7/2013
•
EN
Verilog is weird
An analysis of Verilog's quirks and why seemingly logical code can fail or produce unexpected hardware synthesis results.