Dan Luu • 11/5/2014

CLWB and PCOMMIT

Read Original

This technical article analyzes the new Intel CLWB and PCOMMIT instructions designed for non-volatile storage like SSDs and NVRAM. It details the performance issues with fast storage, where OS overhead can exceed hardware access time, and the 'impedance mismatch' between CPU caches and persistent memory, using research papers to illustrate the problems these new instructions solve.

0 Comments
#intel #instruction set #non-volatile memory
CLWB and PCOMMIT

Comments

No comments yet

Be the first to share your thoughts!

Browser Extension

Get instant access to AllDevBlogs from your browser

Top of the Week

No top articles yet